







CSD95373BQ5M

SLPS462A -JUNE 2014-REVISED JULY 2017

# CSD95373BQ5M Synchronous Buck NexFET<sup>™</sup> Smart Power Stage

#### 1 Features

Texas

INSTRUMENTS

- 45-A Continuous Operating Current Capability
- 92.7% System Efficiency at 25 A
- Low-Power Loss of 2.6 W at 25 A
- High-Frequency Operation (up to 1.25 MHz)
- **Diode Emulation Mode With FCCM**
- **Temperature Compensated Bi-Directional Current** Sense
- Analog Temperature Output (600 mV at 0°C)
- Fault Monitoring
  - High-Side Short, Overcurrent, and **Overtemperature Protection**
- 3.3-V and 5-V PWM Signal Compatible
- **Tri-State PWM Input**
- Integrated Bootstrap Diode
- Optimized Dead Time for Shoot-Through Protection
- High-Density SON 5-mm x 6-mm Footprint
- Ultra-Low-Inductance Package
- System Optimized PCB Footprint
- RoHS Compliant Lead-Free Terminal Plating
- Halogen Free

### 2 Applications

- Multiphase Synchronous Buck Converters
- **High-Frequency Applications**
- High-Current, Optimized for Applications With a Wide Duty Cycle Range
- POL DC-DC Converters
- Memory and Graphic Cards
- Desktop and Server VR11.x / VR12.x V-core and Memory Synchronous Converters


## 3 Description

The CSD95373BQ5M NexFET™ smart power stage is a highly optimized design for use in a high-power, high-density synchronous buck converter. This product integrates the driver IC and power MOSFETs to complete the power stage switching function. This combination produces high-current, high-efficiency, and high-speed switching capability in a small 5-mm × 6-mm outline package. It also integrates the accurate current sensing and temperature sensing functionality to simplify system design and improve accuracy. In addition, the PCB footprint has been optimized to help reduce design time and simplify the completion of the overall system design.


#### Device Information<sup>(1)</sup>

DEVICE	QTY	MEDIA	PACKAGE	SHIP
CSD95373BQ5M	2500	13-Inch Reel	SON	Таре
CSD95373BQ5MT	250	7-Inch Reel	5.00-mm × 6.00-mm Package	and Reel

(1) For all available packages, see the orderable addendum at the end of the data sheet.



#### **Typical Power Stage Efficiency and Power Loss**



NSTRUMENTS www.ti.com

**FEXAS** 

## **Table of Contents**

8

9

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
7	Арр	lication Schematic 5


7.1	Typical Application	. 5
Dev	ice and Documentation Support	. 6
8.1	Receiving Notification of Documentation Updates	. 6
8.2	Community Resources	. 6
8.3	Trademarks	. 6
8.4	Electrostatic Discharge Caution	. 6
8.5	Glossary	. 6
Мес	hanical, Packaging, and Orderable	
Info	rmation	. 7
9.1	Mechanical Drawing	. 7
9.2	Recommended PCB Land Pattern	. 8
9.3	Recommended Stencil Opening	. 8

## 4 Revision History

C	hanges from Original (June 2014) to Revision A	Page
•	Updated the CSD95373B parts in the Application Schematic	5
•	Added Receiving Notification of Documentation Updates to the Device and Documentation Support section	6
•	Added Community Resources to the Device and Documentation Support section	6



## 5 Pin Configuration and Functions



#### Pin Functions

PIN		DESCRIPTION							
NAME	NO.	DESCRIPTION							
воот	9	Bootstrap capacitor connection. Connect a minimum of $0.1-\mu$ F, 16-V, X7R ceramic capacitor from BOOT to BOOT_R pins. The bootstrap capacitor provides the charge to turn on the control FET. The bootstrap diode is integrated.							
BOOT_R	8	Return path for HS gate driver, connected to $V_{SW}$ internally.							
ENABLE	3	Enables device operation. If ENABLE = logic HIGH, turns on device. If ENABLE = logic LOW, the device is turned off and both MOSFET gates are actively pulled low. An internal 100-k $\Omega$ pulldown resistor will pull the ENABLE pin LOW if left floating.							
FCCM	10	This pin enables the Diode Emulation function. When this pin is held LOW, Diode Emulation Mode is enabled for sync FET. When FCCM is HIGH, the device is operated in Forced Continuous Conduction Mode. An internal 5- $\mu$ A current source will pull the FCCM pin to 3.3 V if left floating.							
IOUT	1	Output of current sensing amplifier. V(IOUT) – V(REFIN) is proportional to the phase current.							
P <sub>GND</sub>	4	Power ground, connected directly to pin 13.							
P <sub>GND</sub>	13	Power ground.							
PWM	12	Pulse width modulated tri-state input from external controller. Logic LOW sets control FET gate low and sync FET gate high. Logic HIGH sets control FET gate high and sync FET gate low. Open or Hi-Z sets both MOSFET gates low if greater than the tri-state shutdown hold-off time (t <sub>3HT</sub> ).							
REFIN	2	External reference voltage input for current sensing amplifier.							
TAO/ FAULT	11	Temperature analog output. Reports a voltage proportional to the die temperature. An ORing diode is integrated in the IC. When used in multiphase application, a single wire can be used to connect the TAO pins of all the ICs. Only the highest temperature will be reported. TAO will be pulled up to 3.3 V if thermal shutdown occurs. TAO should be bypassed to $P_{GND}$ with a 1-nF, 16-V, X7R ceramic capacitor.							
V <sub>DD</sub>	5	Supply voltage to gate driver and internal circuitry.							
V <sub>IN</sub>	7	Input voltage pin. Connect input capacitors close to this pin.							
V <sub>SW</sub>	6	Phase node connecting the HS MOSFET source and LS MOSFET drain - pin connection to the output inductor.							

SLPS462A - JUNE 2014 - REVISED JULY 2017



www.ti.com

#### Specifications 6

#### 6.1 Absolute Maximum Ratings

 $T_A = 25^{\circ}C$  (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
V <sub>IN</sub> to P <sub>GND</sub>	-0.3	25	V
V <sub>IN</sub> to V <sub>SW</sub>	-0.3	25	V
V <sub>IN</sub> to V <sub>SW</sub> (10 ns)	-7	27	V
V <sub>SW</sub> to P <sub>GND</sub>	-0.3	20	V
V <sub>SW</sub> to P <sub>GND</sub> (10 ns)	-7	23	V
V <sub>DD</sub> to P <sub>GND</sub>	-0.3	7	V
ENABLE, PWM, FCCM, TAO, IOUT, REFIN to P <sub>GND</sub>	-0.3	$V_{DD}$ + 0.3 V	V
BOOT to BOOT_R <sup>(2)</sup>	-0.3	$V_{DD}$ + 0.3 V	V
Power dissipation, P <sub>D</sub>		12	W
Operating junction temperature, T <sub>J</sub>	-55	150	°C
Storage temperature, T <sub>stg</sub>	-55	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings (1)only, and functional operation of the device at these or any other conditions beyond those indicated in the Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2)Should not exceed 7 V.

### 6.2 ESD Ratings

			MIN	MAX	UNIT
V	Electrostatic discharge	Human-body model (HBM)	-2000	2000	V
V(ESD)	Electrostatic discharge	Charged-device model (CDM)	-500	500	v

#### 6.3 Recommended Operating Conditions

 $T_A = 25^{\circ}C$  (unless otherwise noted)

			MIN	MAX	UNIT
$V_{DD}$	Gate drive voltage		4.5	5.5	V
V <sub>IN</sub>	Input supply voltage <sup>(1)</sup>			16	V
V <sub>OUT</sub>	Output voltage			5.5	V
I <sub>OUT</sub>	Continuous output current	V <sub>IN</sub> = 12 V, V <sub>DD</sub> = 5 V, V <sub>OUT</sub> = 1.2 V, <i>f</i> <sub>SW</sub> = 500 kHz,		45	А
I <sub>OUT-PK</sub>	Peak output current <sup>(3)</sup>	V <sub>IN</sub> = 12 V, V <sub>DD</sub> = 5 V, V <sub>OUT</sub> = 1.2 V, $f_{SW}$ = 500 kHz, L <sub>OUT</sub> = 0.225 $\mu$ H <sup>(2)</sup>		67	А
$f_{\rm SW}$	Switching frequency	C <sub>BST</sub> = 0.1 µF (min)		1250	kHz
	On-time duty cycle	$f_{SW} = 1 \text{ MHz}$		85%	
	Minimum PWM on-time		40		ns
	Operating temperature		-40	125	°C

(1) Operating at high V<sub>IN</sub> can create excessive AC voltage overshoots on the switch node (V<sub>SW</sub>) during MOSFET switching transients. For reliable operation, the switch node (V<sub>SW</sub>) to ground voltage must remain at or below the Absolute Maximum Ratings.

Measurement made with six 10-µF (TDK C3216X5R1C106KT or equivalent) ceramic capacitors placed across V<sub>IN</sub> to P<sub>GND</sub> pins. (3) System conditions as defined in Note 1. Peak output current is applied for  $t_p = 50 \ \mu s$ .

### 6.4 Thermal Information

 $T_A = 25^{\circ}C$  (unless otherwise noted)

	THERMAL METRIC	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance (top of package) <sup>(1)</sup>			15	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance <sup>(2)</sup>			1.5	C/W


R<sub>eJC</sub> is determined with the device mounted on a 1-in<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz (0.071-mm) thick Cu pad on a 1.5-in × 1.5-in, 0.06-in (1.52-mm) (1) thick FR4 board.

 $R_{\theta JB}$  value based on hottest board temperature within 1 mm of the package. (2)



### 7 Application Schematic

## 7.1 Typical Application



Copyright © 2014–2017, Texas Instruments Incorporated



#### 8 Device and Documentation Support

#### 8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 8.3 Trademarks

NexFET, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.5 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.


6




## 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

#### 9.1 Mechanical Drawing






DIM	M	ILLIMETERS		INCHES					
DIM	MIN	NOM	MAX	MIN	NOM	MAX			
А	1.400	1.450	1.500	0.057	0.059	0.061			
a1	0.000	0.000	0.050	0.000	0.000	0.002			
b	0.200	0.250	0.320	0.008	0.010	0.013			
b1		2.750 TYP			0.108 TYP				
b2	0.200	0.250	0.320	0.008	0.010	0.013			
b3		0.250 TYP			0.010 TYP				
c1	0.150	0.200	0.250	0.006	0.008	0.010			
c2	0.200	0.250	0.300	0.008	0.010	0.012			
D2	5.300	5.400	5.500	0.209	0.213	0.217			
d	0.200	0.250	0.300	0.008	0.010	0.012			
d1	0.350	0.400	0.450	0.014	0.016	0.018			
d2	1.900	2.000	2.100	0.075	0.079	0.083			
E	5.900	6.000	6.100	0.232	0.236	0.240			
E1	4.900	5.000	5.100	0.193	0.197	0.201			
E2	3.200	3.300	3.400	0.126	0.130	0.134			
е		0.500 TYP			0.020 TYP				
К		0.350 TYP			0.014 TYP				
L	0.400	0.500	0.600	0.016	0.020	0.024			
L1	0.210	0.310	0.410	0.008	0.012	0.016			
θ	0.00		_	0.00	_	_			




#### 9.2 Recommended PCB Land Pattern



1. Dimensions are in mm (inches).

## 9.3 Recommended Stencil Opening



- 1. Dimensions are in mm (inches).
- 2. Stencil thickness is 100 µm.



10-Jul-2017

## PACKAGING INFORMATION

	Orderable Device		Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
L		(1)		Diawing		QLY	(2)	(6)	(3)		(4/5)	
	CSD95373BQ5M	ACTIVE	LSON-CLIP	DQP	12	2500	``	CU NIPDAU   CU SN	Level-2-260C-1 YEAR	-55 to 150	95373BM	Samples
							Exempt)					
	CSD95373BQ5MT	ACTIVE	LSON-CLIP	DQP	12	250	Pb-Free (RoHS Exempt)	CU NIPDAU	Level-2-260C-1 YEAR	-55 to 150	95373BM	Samples
L							Exempt)					

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## PACKAGE OPTION ADDENDUM

10-Jul-2017

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION



\*All dimensions are nominal



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSD95373BQ5M	LSON- CLIP	DQP	12	2500	330.0	15.4	3.6	3.6	1.7	8.0	12.0	Q1
CSD95373BQ5MT	LSON- CLIP	DQP	12	250	180.0	12.4	5.3	6.3	1.8	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

24-Jan-2018



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD95373BQ5M	LSON-CLIP	DQP	12	2500	336.6	336.6	41.3
CSD95373BQ5MT	LSON-CLIP	DQP	12	250	210.0	185.0	35.0

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated